

MAPS Readout Electronics

Cesar Da Silva, Andi Klein, Xuan Li, Sanghoon
Lim, Ming Liu, Mike McCumber, Pat McGaughey,
Mark Prokop

Los Alamos National Laboratory

LDRD DR Feasibility Review 12/5/16

Participants and Expertise

LANL P-25 (Physics), AOT (EE) Groups

Expertise gained from \$5M PHENIX FVTX project + other

pixel sensors and custom ASIC readout

analog / digital electronics design and layout

high speed differential and fiber optic data transmission

use of modern FPGAs from Xilinx, Actel

FPGA programming with Verilog and VHDL

custom high density interconnects (FPC)

event building and formatting

joined ALICE collaboration as associate member

expert help from BNL, LBNL, MIT, UNM, UT Austin

ALPIDE monolithic Si pixel sensor (ALICE Pixel Detector)

APS readout:

General design

Readout Unit




Radiation hard design and fiber optic

Common Readout Unit

Development board

Test bench


Expected data rates



Summary

5 meter cable

CMOS Pixel Sensor using TowerJazz 0.18μm CMOS Imaging Process



deep p-well allows for ci

Tower Jazz 0.18 μm CMOS

- feature size 180 nm
- metal layers 6
- gate oxide 3nm




substrate: $N_A \sim 10^{18}$
 epitaxial layer: $N_A \sim 10^{13}$
 deep p-well: $N_A \sim 10^{16}$

High-resistivity ($> 1k\Omega \text{ cm}$) p-type epitaxial layer (18μm to 30μm) on p-type substrate

Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance

Application of (moderate) reverse bias voltage to substrate (contact from the top) is used to increase depletion zone around NWELL collection diode

Deep PWELL shields NWELL of PMOS transistors to allow for full CMOS circuitry with active area



ultra low-power front-end
40nW / pixel


and acts as delay line

or and front-end continuously active

on particle hit front-end forms a pulse with $\sim 1-2\mu s$ peaking time

threshold is applied to form binary pulse

Single Chip High Speed Readout




mm
area


one MAPS chip and slow readout working at LA
more on the way

Readout Description

Staves




Passive electrical (copper) links,
up to 1.2 Gb/s (data and control
@ 40 Mb/s)



5 meter cable


Readout Unit is
to one stave



GBT
optical


Trigger

One way, passive optical
splitting, no busy back




x 48


Identical Readout Units
(RU) cover the full ITS




ALICE readout path




an B: sPHENIX readout path (held only as contingency)



9 fully independent Alpid chips per Stave




Continuous readout →




Medium Risk - Staves available in Summer 2017

ALICE Readout Unit Logic




ive





To




Figure 9 –Readout Electronics main functions.



Readout Unit



Readout card



pose
(PGA)

ctor

U
card

board
ions

SamTec
Connect

Extern
Refer


Kintex-7



PowerBoard
SCA Connector

USB Interface

Board Power

Low risk, currently being tested by ALICE
ect version '0' readout unit at I ANL in spring 201






Long fiber run from Hall to Rack Room
over custom CERN optical link

readout unit

GBT FMC Mezzanine ("GBTxFMC")



Low risk, tested and operational
order for LANL in process


PCI express card



(a) PCIe40.

Avago optical engines

Fibers



(b) PCIe40 Schematic.



be used by several ALICE and sPHENIX subsystems

CRU reads out two Readout units, sends slow controls, trigger back

cards reside in CPU chassis

um risk, CRU still in development at LHCb experim

Traditional PHENIX Frame sPHENIX MAPS Common Readout Frame



Reformat of
FPGA or C



(a) PCIe40.0.


ALICE Format Data

Transport Headers
and Trailers

medium risk – mainly an FPGA programming effort,

Readout Unit Prototyping and Programming




-2: Overview of the Development Board Features



reduction – Allows FPGA code development with


9-Chip Module High Speed Readout

Test Bench: MOSAIC Card



Stave

roduction provides high speed readout of stave



ALICE ITS IB is physical signal dominated

event multiplicity reduction: $\text{RHIC} / \text{LHC} = 7000 / 20000 = 0.35$


collision rate increase: $\text{RHIC} / \text{LHC} = 200 \text{ kHz} / 150 \text{ kHz} = 1.33$

continuous Stave-to-ROU link is ~50% bandwidth of ALICE ITS IB

trigger rate reduction: $\text{RHIC} / \text{LHC} = 15 \text{ kHz} / 50 \text{ kHz} = 0.30$

triggered ROU-to-CRU link is only ~15% bandwidth of ALICE ITS IB

disk reduction – Easily manageable data rates



Use all of existing MAPS readout infrastructure!

Reprogram Common Readout Unit for sPHENIX

- Add sPHENIX trigger and clock

- Add sPHENIX data formatting

- ▶ New FPGA coding

Have formed a large team of experts

- Are now associate members of ALICE

- Have access to ALICE hardware and collaboration

Low to medium risk with many paths to risk reduction